Abstract-
I. INTRODUCTION
T ernary means a switching element, which switches between 3 levels, such levels denoted bye x may assume either x 0 ,x 1 ,x 2 where 0,1,2 signifies logic levels (voltage levels) as 0,1,2. Ternary system has several important advantages over binary. It can be summarized as reductions in the interconnections require to implement logic functions, thereby reducing chip area, more information can be transmitted over a given set of lines, lesser memory requirement for a given data length. Besides this serial & some serial-parallel operations can be carried out at higher speed Its advantages have been confirmed in the application like memories, communications and digital signal processing etc. [1] [2] [3] . Recent articles have shown much interest in the design of ternary memory circuits [4] , [5] , [6] , [7] , [8] [9] .Many approaches and different realization schemes have been suggested .The excitation equation of binary D, T, RS, JK are used in the design of ternary flip-flops. The description of 3-valued memory elements is found in the references [10] , [11] . In present work, it is suggested that flip-flops based on new ternary clocked gates reduces number of T-gates as compared with the clocked T-gates proposed in [3] , [12] , [13] . An organization of this paper is as: section II describes basic clocked T-Gates. Section III design & working of R-S, D type of flip-flops is given. Section IV discusses an application of D Fig.1 (a) & implementation of STI, NTI &PTI is given in Fig.1 (b) . Since, denominator value is very large; the static power dissipation is very small. The output of clocked NAND gate is shown fig. 3 Here X1 is connected to 5 v (Logic 2) & X2is connected to clock. Truth tables for all standard gates are given in ref. [14] .
III. DESIGN & WORKING OF R-S FLIP-FLOP.
As a way to compose ternary flip-flop, the similar structure of flip-flops as in binary is applied. The fundamental flip-flops in binary logic are designed using NAND/NOR binary gates. Therefore by replacing binary gates by ternary gates it is possible to construct ternary flip-flops. Fig.4 shows structure of R-S flip-flop and its truth -table is given in table 3. TABLE .3 TRUTH TABLE FOR With the proposed T-gates operating speed is 100ms however it can be improved by adjusting the parameter, peak current density of the devices, by decreasing parasitic R-C components. The parametric value for T-gates in the proposed circuit is Peak current density = 1x10 3 A/cm 2 .
On the basis of R-S Flip-Flop, clock synchronized D-type flipflop is constructed. The circuit for D-latch is shown in Fig. 6 . It has only one input refereed to as D input .Its truth table is given in Table4 form which it is clear that output Q n+1 at the end of clock pulse equals to input D n before the clock pulse. 
IV. APPLICATION OF D-FF TO ENCODER FOR TERNARY CODE
As an application of D-FF we consider its application to ternary encoder. As a means of data communication, ternary codes are preferred because of its information carrying capacity is much higher than binary. Assume, message block as 11201(=k) in ternary code. The encoder generates message block of size n (k < n). Fig.7 shows ternary encoder. Here D1, D2 &D3 are ternary flip-flops. For the generation of codes assume all the flip-flops are cleared initially. During message bit interval commutator samples the modulo-3 adder outputs c 1 , c 2 c 3 which is given by the equation.
Thus single message bit gives three output bits. The next message bit in the input sequence enters the D1 and contents of D1are shifted to D2.Commutator again samples the output during next bit interval. The process is repeated untill last digit shifted to D3. The sequence of code generated by encoder is shown in fig.8 
V. COMPARISON WITH OTHER CIRCUITS
The main advantage of our T-gates is fewer number of FET required compared to other T-gates. Proposed gates can be operated at 3.3v but it is very difficult to get high noise margin. We are using ternary clock rather than binary .The main problem of binary clock is it requires its simple & inverted form for the operation of circuit [12] ,which is avoided using ternary clock.
VI. CONCLUSION
The R-S & D flip-flops based on new ternary gate is described. These gates required lesser number of FETS than compared one. In the verification through simulation, proposed flip-flops have fair results like less power consumption, speed of operation etc. An application of proposed gates can be extended to any sequential logic circuit in ternary digital system.
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